
nst_i__1
S=3'b000 I0
S=3'b001 I1[1:0]
S=3'b010 I2[1:0]
S=3'b011 I3[2:0]
S=3'b100 I4[1:0]
S=default I5[2:0]
S[2:0]
O[2:0]
RTL_MUX
nst_i__0
V=B"100", S=1'b1 I0[2:0]
V=B"010", S=default I1[2:0]
O[2:0]
S
RTL_MUX
nst_i
V=B"01", S=1'b1 I0[1:0]
V=B"10", S=default I1[1:0]
O[1:0]
S
RTL_MUX
rst
din
clk
y_i
A[2:0]
O
RTL_ROM
y
cs_reg[2:0]
CLR
C
D
Q
RTL_REG_ASYNC